Diminished-One Modulo 2^n + 1 Adder Using Circular Carry Selection
Author(s): Aiswarya S.
Publication #: IJIRCT1201084
Date of Publication: 26.01.2016
Country: India
Pages: 408-411
Published In: Volume 1 Issue 4 January-2016
Abstract
The diminished-one modulo 2â¿+1 addition is an important arithmetic operation for a high-performance residue number system. This paper, is an attempt to implement a new circular-carry-selection (CCS) technique for modulo 2â¿+1addition in the diminished-one number domain. The architecture design of CCS modular adder is simple and regular for various bit-width inputs. The proposed CCS diminished-one modulo adder has been introduced and developed to derive the most compromising design in terms of area, delay and power. For a large bit-width requirement, this CCS modular adder is realized by the combination of CCS addition blocks, CCG and MUX to lead into the simple and efficient. The VLSI implementation of CCS modular adder indeed has better area-delay and delay-power performances over conventional designs.
Keywords: modular adder, diminished-one modulo adder, circular carry selection
Download/View Count: 402
Share this Article